Reply to post: Re: 16 RISC-V extensions were ratified

Chatter around GPUs for RISC-V is growing

Bartholomew Bronze badge
Happy

Re: 16 RISC-V extensions were ratified

You make it sound like it will be insanely complex.

It is not like a packet router will end up with the Standard Extension for Vector Operations (V) which adds 186 additional Instructions. That would be a total waste of silicon on the chip.

Or that a desktop RISC-V CPU would not have the Standard Extension for Control and Status Register (Zicsr) which adds 6 instructions some of which allow you to query registers to find out who made the chip, what the model is, and which extensions and revisions are supported among other things.

At the end of the day it will be no more difficult than historical software being able to support the x86,286,i386,i486,Pentium, i686, x86_64 and all the various Streaming SIMD Extensions (SSE), SSE2, SSE3, SSSE3, SSE4, Advanced Vector Extensions (AVX), AVX2, AVX-512. The programming is simple, query what is supported and then use whatever gives the optimal performance for the desired application.

POST COMMENT House rules

Not a member of The Register? Create a new account here.

  • Enter your comment

  • Add an icon

Anonymous cowards cannot choose their icon