Basically this. 5nm is what they call a "node" name. It sort of denotes how large a gate would have been had things kept scaling according to Moore's law. In practice gate length hasn't shrunk since the 45nm node (iirc) and the introduction of FinFET gates.
(interesting read: https://en.wikichip.org/wiki/technology_node)