Re: VHDL's still a verbose horror, then.
Schematics, aka the logical netlist, has its place. But schematic entry, on a modern, large complex ASIC is no longer possible.
Also you can only run gate level (or, extremely small size permitting, transistor level) sims. No behavioural.
Biting the hand that feeds IT
