How much memory are they planning?
"In an ideal situation, the size of memory on a chip will be larger than the training dataset"
Training datasets can be multiple GB. So they are suggesting 1000x the amount of L1 cache compared to current chips?
Biting the hand that feeds IT © 1998–2021