But what's not been mentioned is its relation to the transputer
Stack based architecture with in memory register set.
The biggest issue with the transputer seems to have been that word length equal to the address length. I was never really clear if this was a policy or just a rather bad design decision, given the common SoA was 8 bit processors with 16 bit addresses.
Biting the hand that feeds IT
